I. Introduction
Increasing circuit complexities have progressively raised the level of abstraction at which design is performed. Also, shorter design cycles have placed a premium on design reuse. Board-level circuits are routinely composed of dozens of complex VLSI components, many of which are available off-the-shelf, while other components are application specific. Similarly, IC design is approaching the systems-on-a-chip era, where reusable intellectual property is assembled along with synthesizable blocks to yield desired functionality. We refer to the design of both systems-on-a-chip and board-level circuits as system design.
System design commences with the specification of a circuit as composed of interconnected components. At this stage, the required behavior of each component is well documented. Subsequently, components are implemented either by reusing offthe-shelf intellectual property, or through synthesis. A key design validation task for the system is to ensure that the interaction among components conforms to specifications. This task, called interface timing validation, takes component and interconnect delay into account to determine if timing constraints associated with the information exchange among components are satisfied. Interface timing validation is particularly crucial given the high speeds at which circuits operate; bus-speeds of 100 MHz are not uncommon on today's board-level circuits. At such high speeds, managing component and interconnect delay is central to successful system design.
Simulation as an approach to interface timing validation is cumbersome, time consuming and resource intensive. Besides, the extent to which timing problems are discovered using simulation is entirely dependent on the stimuli provided by a design engineer. To obtain complete results in an efficient manner, design engineers have increasingly turned toward verification technology. Verification approaches accept as input a circuit description, requirements on circuit behavior, and automatically, i.e. without user-supplied stimulus, determine if requirements are satisfied. Since design engineers do not provide any stimulus, they do not impact the completeness of verification results.
Static timing analysis [8] is the most commonly available commercial solution to the timing verification problem. Static analysis was developed to address the gate-level timing verification problem, where a circuit is composed of combinational logic blocks (CLBs), flip-flops and latches, and the objective is to verify the satisfaction of set-up and hold time requirements. When modeling component behavior, static analysis ignores functional information (e.g., the Boolean function computed by a CLB output), while capturing temporal information (timing delays from input to output, set-up/hold times, etc.).
By ignoring functional information, static analysis is able to efficiently analyze the timing characteristics of realistic gate-level circuits. However, for the same reason, static analysis reports timing violations, called false violations, that represent fictitious problems. False violations result from traversing false paths [4] during static analysis. False violations are problematic because they require design engineers to do one of two things: 1) Manually sift through the list of violations and determine which are false. This task is cumbersome and potentially error-prone. 2) Assume that most violations are true. This results in conservative designs that do not push performance limits, and wasted effort in unnecessarily changing error-free portions of a design. In this paper we present a methodology for the interface timing verification of systems using commercially available tools, Tau and IS Floorplanner from Interconnectix. This methodology provides accurate timing verification results that are used to drive the physical design of systems.
Tau is based on a verification technology called symbolic timing analysis [3] . Symbolic analysis takes as input a circuit description, and for each component in the circuit a busfunctional timing model. In addition to capturing timing delay and constraint information, bus-functional models encapsulate functional aspects of component interface behavior (e.g., how read and write transactions are performed). Symbolic analysis automatically enumerates the different temporal behaviors on a circuit, and the conditions under which these behaviors occur. Timing constraints that apply to each temporal behavior are verified. Symbolic Boolean manipulation is used to maintain consistency during analysis, i.e. to prevent analyzing the impact of two behaviors that are mutually inconsistent.
Under the assumption that bus-functional models accurately capture component interface behavior, symbolic analysis identifies all timing violations on a circuit without reporting any false violations. Also, symbolic analysis accepts and verifies asynchronous behavior and constraints. Symbolic analysis is efficient because it separately analyzes only those behaviors that are temporally unique. Temporally equivalent behaviors are grouped together. In this manner, an implicit enumeration of the space of possible circuit behaviors is performed, i.e. exhaustive results are provided without separately, or explicitly, examining all individual circuit behaviors.
In addition to the benefits resulting from the use of symbolic analysis, Tau, in integration with the IS Floorplanner provides design engineers with a complete timing-driven physical design solution. Design engineers use Tau to automatically identify the critical paths on a circuit and the slack available for interconnect delay consumption. This information is obtained well before physical design commences. As Tau takes functional information into account, false critical paths are not reported, thereby allowing design engineers to focus on the real physical design challenges posed by their circuits. Information on the critical interconnect paths of a circuit are exported from Tau to the IS Floorplanner in the form of relative path-delay equations.
Relative path-delay equations constrain the permissible delay variation between a maximum interconnect delay path and a minimum interconnect delay path (e.g., delay along a maximum path subtracted from the delay along a minimum path should be less than x). These equations provide more versatility in interconnect delay management, than afforded by an absolute path-delay constraint (e.g., delay along a maximum path should be less than x), or a pin-pair delay constraint (e.g., delay from an output pin to an input pin should be less than x).
The IS Floorplanner is used to interactively converge on a floorplan that satisfies the delay equations established by Tau. Interconnect delays are computed in real-time, using a manhattan estimate for pin-pair delay, for each change in floorplan (e.g., if component placement or net topology is changed). This, in turn, allows a real-time update on the satisfaction of path-delay equations. Once floorplanning is complete, the path-delay equations are transformed to pin-pair constraints through a slack allocation process. Pin-pair constraints are used to drive the subsequent routing process. Tau's integration with the IS Floorplanner significantly reduces the number of iterations required to obtain a physical design that is consistent with the timing requirements of a circuit.
The rest of this paper is organized as follows. In section II we describe how symbolic analysis is used to perform accurate and efficient timing verification of systems. In section III we describe a timing-driven floorplanning process that guides engineers toward a correct physical implementation. In Section IV we present experimental results on the application of this methodology to actual design scenarios. Section V summarizes the contributions of this paper. For a discussion of the theoretical foundations of this work we refer the reader to the following papers [2, 3] .
II. Interface Timing Verification
Consider the simple system shown in Figure 2 .1. It consists of a bus controller that communicates with two memory banks through some glue circuitry (decoder, wait-state generator, etc.). In addition to the circuit netlist in Figure 2 .1, interface timing verification requires bus-functional timing models for each component in the system.
Bus-Functional Timing Models
There are two aspects to the information contained in a busfunctional timing model: temporal and functional. Temporal information defines the propagation delay in placing values on output signals and timing constraints on input behavior. Figure 2 .2 illustrates temporal information for the bus controller. Temporal information is specified through delay and constraint relationships between signals on a component. Delay relationships establish lower and upper bounds on the time taken to propagate a signal value to an output, in response to a transition on an input signal. The lower bound on a delay x is denoted x -, while the upper bound is denoted x + . Lower and upper bounds reflect the impact of process variations and operating conditions on component delay. For example, timing link tDZ specifies the delay in driving DATA to high-impedance relative to the rising-edge of CLK; tDZ -is 8 ns and tDZ + is 12 ns. Similarly, tDS specifies the delay in placing a stable value on DATA relative to a transition on CLK. Typically, delays within a component, i.e. within the same physical package, tend to track each other, i.e. are correlated. Consequently, when a propagation delay on a component is assumed to exhibit its upper bound delay value, it is unrealistic to assume that another propagation delay on the same component will exhibit its lower bound delay value. Delay correlation is a simplistic (non-stochastic) means of specifying the expected variation between delay values on a component. Figure 2 .3 illustrates the delay correlation specification for the bus controller. The output signals on the bus controller are grouped into two correlation classes: data and control. The data class includes signals ADDR and DATA, while the control class includes signals SEL and WR. Delay correlation within each class is specified to be 0.4 ns, while correlation between classes is specified to be 1.2 ns. Delay correlation between classes a and b is denoted f(a, b). The delay correlation specification in Figure 2 .3 specifies, for example, that if the delay, tWR, on WR is at its upper bound value, tWR + , then the delay tDZ on DATA can be no lower than tDZ + -1.2 ns, i.e. 10.8 ns. Note that in the absence of this specification a timing verifier could assume that the delay on DATA is tDZ -(8 ns) when the delay on WR is tWR + . Constraint relationships establish requirements on the timeseparation between changes in input signal values. For example, timing link tSH in Figure 2 .4 specifies, for an SRAM, the set-up and hold requirements on IO relative to the rising-edge of WE. These times define the minimum duration before and after a rising-edge transition on WE for which the value on IO must be stable to be correctly latched by an SRAM. In addition to set-up and hold requirements, pulse-width constraints establish the minimum duration that must elapse between transitions on the same input signal (tPW in Figure 2 .4 is a pulse-width constraint on the address signal of an SRAM). Figure 2 .6. The SRAM also has three states, read, write and idle. As the SRAM is asynchronous the state-transition from write to idle, for example, takes place at the instant when the transition condition is satisfied. As shown in Figure 2 .6, when the SRAM transitions from write to idle the value on IO is latched. 
Temporal Information

Symbolic Timing Analysis
Given the netlist for a system, bus-functional timing models for each component in the system, and a description of the clock waveforms on the system, symbolic timing analysis [3] automatically identifies any, and all, timing violations on a circuit.
Systems often have clocks that are completely asynchronous to each other, or operate at different frequencies. 
Timing Verification
The IFSM description for the SRAM states that IO is latched when transitioning from write to idle. In Figure 2 .8, SRAM1 transitions from write to idle when WE goes high. Therefore, set-up and hold times on IO are verified relative to the rising edge of WE. Consider verification of the hold time constraint on IO. Figure 2 .10 lists the delay constituents for the following transitions in Figure 2 .8: IO (when IO transitions to highimpedance) and WE (when WE transitions high). Both transitions occur relative to the rising-edge of CLK on the controller at time 20 ns. Initially, interconnect delay is unknown and assumed to be zero. The lower bound time of a transition x is denoted x -where x -is the summation of the lower bound times a -for each delay constituent a of x. The upper bound time, x + , of a transition x is defined analogously. Figure 2 .10: Delay contributions on transitions. Verification of the hold time constraint on IO requires comparing IO -with WE + . Slack [6] , the extent by which a timing constraint is satisfied, must be computed. Slack, s(x, y), is the difference in the actual time separation (t a (x, y)) and the required time separation (t r (x, y)) between a pair of transitions x and y, where x is required to occur a minimum duration of t r (x, y) after y; s(x, y) = t a (x, y) -t r (x, y). Positive slack indicates that a constraint is satisfied, while negative slack indicates a timing violation.
In the absence of delay correlation computing t a (x, y) is straightforward. Given that x is required to occur a minimum duration after y, t a (x, y) = x --y + . For example, to verify the hold time constraint on IO, t a (IO -, WE + ) must be computed. As shown in Figure 2 .10, IO -= WE + = 28 ns, and t a (IO -, WE + ) = 0. Given a hold-time requirement of 1 ns, the slack s(IO -, WE + ) is -1ns, indicative of a hold-time violation on IO.
In the presence of delay correlation it is incorrect to assume that correlated delays can take on lower and upper bound values simultaneously. For example, IO -and WE + are computed using lower and upper bound values on controller delay, respectively. Figure 2 .3, however, specifies that delays on the bus controller are correlated. In the presence of delay correlation t a (IO -, WE + ) ≠ IO --WE + .
To compute t a (x, y) between transitions x and y, when one or more delay constituents on x are correlated to those on y it is necessary to compute the lower bound transition time on x, denoted x°, and the upper bound transition time on y, denoted y°, taking delay correlation into account. Then, t a (x, y) = Min(x --y°, x° -y + ).
When computing x°, if a delay constituent a on x is correlated to a delay constituent b on y, and the correlation value is f (a, b) , then the delay contribution of a is not a -but Max(a + -f(a, b), a -) . This is because when delay values a and b are correlated, and b is at its upper bound value b + , then a can be no less than a + -f(a,  b) . Similarly, when computing y°, if a delay constituent a on y is correlated to a delay constituent b on x, and the correlation value  is f(a, b) , then the delay contribution of a is not a + but Min(a -+  f(a, b), a + ) .
For the transitions in Figure 2 .10, WE° is 26.2 ns; rather than use 5 ns as the delay contribution from controller/WR::tWR, 3.2 ns (2 + 1.2) is used. Also, IO° is 30.8 ns; rather than using 8 ns as the delay contribution from controller/data::tDZ, 10.8 ns (12 -1.2) is used. As a result, t a (IO -, WE + ) = Min(28 -26.2, 30.8 -28) = 1.8 ns. Once delay correlation is taken into account the slack s(IO, WE) is 0.8 ns and the hold time constraint on IO is satisfied.
Relative Path-Delay Equations
We have shown how the slack, s(x, y), associated with a timing constraint between transitions x and y is computed. Note that s(x, y) is computed under the assumption that there is zero delay contribution from the interconnect-delay constituents of x and y. To drive physical design we constrain the permissible delay on the interconnect delay constituents of x and y, so that the available slack s(x, y) is not entirely consumed when physical design is completed. In this context, let y i + denote the upper bound interconnect delay contribution on y, and x i -the lower bound interconnect delay contribution on x. For the timing constraint between x and y to remain satisfied after physical design is completed it must be the case that y i + -x i -≤ s(x, y). In effect, the slack s(x, y) is consumed by the interconnect delay constituent of y, y i . If y i exceeds s(x, y) then for the timing constraint between x and y to remain satisfied, the interconnect delay contribution of x, x i , must also increase to offset the increase along y i .
The relative path-delay equation generated for the hold-time constraint on IO relative to WE is shown in Figure 2 .11a. Figure  2 .11b shows the delay equation for the set-up time constraint on IO relative to WE. Figure 2 .11: Relative path-delay equations A relative path-delay equation is generated for each constraint verified during timing verification. The number of equations generated is therefore linearly related to the number of constraints verified. Further, by grouping individual pins on a component into larger busses the number of equations is greatly reduced. For example, assuming a 32-bit wide data bus, a pair of equations is sufficient to constrain the interconnect delay between bus controller and SRAM data. A flat representation of circuit structure would, in contrast, have required 64 equations.
III. Timing-Driven Floorplanning
The relative path-delay equations generated by Tau are imported by the IS Floorplanner. For each change in the floorplan interconnect delays are computed and updated if they are constrained by these equations. Delay computations are made assuming manhattan estimates for the routes. During the initial stages of floorplanning, delays are estimated using precharacterized formulas for RLC lines. Once a final floorplan is reached, the delays are estimated using a more accurate transmission line simulator.
Bus delays are abstracted from wire delays by establishing the worst-case delay value over all wires. For example, the bus delay (controller/DATA → SRAM1/IO) + is the maximum upper bound delay over each wire (e.g.,
Once a floorplan is complete, the design is ready to be routed. Before routing can be performed, relative path-delay equations must be partitioned into bus delay constraints, which in turn yield individual wire delay constraints that drive the router. The problem of breaking path-delay equations into wire delay constraints is called the constraint allocation problem.
Existing solutions [5, 7, 9] to the constraint allocation problem consider the issue of establishing upper bound delay restrictions on wires. Our formulation, however, requires satisfying relative path-delay equations. Such equations may be satisfied not only by restricting upper bound delays along maximum delay paths, but by increasing lower bound delay requirements on minimum delay paths. This enhances the flexibility available to a router when attempting to meet system timing requirements. Increasing lower bound delay requirements is equivalent to directing a router to add extra interconnect on a minimum delay path. For example, the equation in Figure 2 .11b can be satisfied by either minimizing delay along the data path, which is 32 bits wide, or by adding interconnect to a single-bit wide control (WE) path. In some situations it is easier to do the latter. The next section describes our formulation and solution of the constraint allocation problem.
Constraint Allocation
Constraint allocation is the process of computing lower and upper bounds, called minimum and maximum delay allocations, within which bus delays must reside for a system of relative pathdelay equations to be satisfied. Delay allocations depend on the estimated propagation delay on busses. For example, the minimum allocation has to be greater than the estimated minimum delay. Also a single bus can be constrained by a number of delay equations, requiring a simultaneous solution of all related equations to compute its allocations.
The total set of timing equations is denoted E. Also, A + (p) and A -(p) denote the maximum and minimum allocations for a path. The system of relative path-delay equations is:
The interconnect delay constituents of a path p are bus delays a j , j ∈ p. Let a j + , a j − denote the maximum and minimum allocations on a bus j. Then, a path-delay equation is expressed as follows:
For an allocation to be feasible, we require that the minimum allocation on any bus be at least as large as the estimated minimum delay. Let the estimated maximum and minimum delay of a bus j be denoted d j + , d j − , and the set of all constrained busses be B. The feasibility requirement is:
Also, the maximum allocation must be greater than the minimum allocation:
A solution to equations (2), (3) and (4) will provide a set of bus allocations. However, the amount of extra interconnect added must be minimized, as it can result in routing problems. Hence, equations (2), (3) and (4) must be solved subject to the following objective function:
The above formulation can be solved as a linear programming problem. However, such an approach is prohibitively expensive in terms of computation time. Instead, a heuristic approach was taken, consisting of the following steps:
1) Compute minimum and maximum allocations for paths constrained by path-delay equations. 2) Compute minimum allocations for busses without violating the maximum allocations for paths computed in Step 1. 3) Compute maximum allocations for busses.
Computing Path Allocations (Step 1)
During this step the values A + (p) and A -(p) are obtained for all constrained paths p. The computation is performed by anchoring the maximum allocation for a path p to the maximum estimated delay along p. Then, the minimum allocation for all paths that are related to p by a path-delay equation are computed based on the maximum allocation for p. This can sometimes result in an infeasible minimum path allocation that exceeds the assigned maximum allocation for a path. Hence, an iterative step must be performed until convergence. The algorithm is as follows: 1) For all paths A + (p) = D + (p), i.e. the maximum allocation is equal to the maximum estimated delay for each path. 2) Next, until we achieve convergence the following steps are performed for each path: a) The minimum allocation for a path p is computed by subtracting the maximum allocation for other paths in a delay equation containing p from the slack for the equation. This is done over all equations that contain the path p. b) As the minimum allocation could now exceed the maximum allocation, the maximum allocation is updated to be greater than or equal to the minimum allocation for a path. If a change is made to the maximum allocation then step 2 is performed again.
Computing Bus Allocations (Steps 2 and 3)
Once path allocations have been computed, bus allocations are computed. Previous work in this area [5, 7, 9] concentrates on the maximum delay allocation problem. Computing minimum delay allocations is not addressed. In [5] the maximum delay allocation for a bus is computed by determining a weight for the bus relative to other constrained busses on a path. The maximum delay allocation for a bus is its weight multiplied by the slack for the path. We use the same approach for determining maximum bus delay allocations.
Minimum bus allocations are computed so that their sum over all busses on a path exceeds the minimum allocation for the path. The difference between the assigned minimum allocation for a path p (computed in Step 1) and the summation of minimum bus allocations for all busses belonging to p is called the unassigned path allocation. We iteratively establish the minimum bus allocation by partitioning the unassigned path allocation into bus allocations using a weight (computed separately) for each bus on a path. Iterations are required to ensure that minimum bus allocations do not exceed maximum bus allocations.
Illustration of Constraint Allocation
Consider the interconnect delay equations shown in Figure  2 .11. Let P1 denote the path controller/WR → buffer/IN + buffer/OUT → SRAM1/WE and P2 denote the path controller/DATA → SRAM1/IO. The allocation equations for these paths are: 
IV. Experimental Results
Experimental results on the application of the Tau and IS Floorplanner tools to board-level circuits are presented in Figure  4 .1. We provide a short description of the circuits that these tools have been used on:
1) The design accelerator has an application-specific bus controller, similar to the TURBOchannel bus. Figure 4 .1: Experimental results. As a measure of circuit complexity we have listed, in Figure  4 .1, the number of components on each design (under the column # Comp.). For each circuit we have listed the timing verification time in seconds in Tau (under the column TV Time), as well as the time, in seconds, taken to perform constraint allocation in the IS † The klw design had yet to be floorplanned when this paper was written.
Floorplanner (under the column CA Time). All times were obtained on a Sparc 10 platform operating at 41 MHz and with 64 Mbytes of RAM. For each circuit we have listed the number of delay equations generated. This is a measure of the behavioral complexity of a circuit as it reflects the number of timing constraints that must be satisfied. As may be observed from Figure 4 .1, timing verification and constraint allocation times were on the order of a few minutes or less. These results are encouraging given that these systems are representative of typical board-level circuits.
V. Summary
We have described a design methodology that offers the following value to design engineers: 1) A reduction in both the time and resources required to perform system design by using a timing-verification tool, Tau, that does not report false violations. Also, by not reporting false violations Tau allows engineers to push the performance limits of their designs. 2) By driving the physical-design process, the iterations required to achieve a circuit implementation that meets timing requirements are significantly reduced. The IS Floorplanner uses the relative path-delay equations generated by Tau to guide engineers toward a physical implementation that is consistent with system timing requirements.
Experimental results demonstrate the viability of this methodology when applied to a broad range of board-level circuits.
